

Fig. 3: Block diagram of the implemented $\Sigma\Delta$ A/D converter

The $\Sigma\Delta$ architecture has been chosen because of its highly digital characteristics, beneficial for FPGA implementation since it allows maximum integration within the device [5]. A higher effective resolution can be achieved with the use of a higher-order modulation filter, which will be the object of further studies.

The implemented converter is shown in Fig. 3. As can be seen, it uses 3 FPGA pins: 2 LVDS pins for the analog signals, and one conventional I/O pin which feeds the integrator. The analog input is applied to the comparator positive input, and is constantly compared against the integrated signal. In this way, the only external components to the FPGA are the resistor and capacitor, which compose the integrator.

The LVDS comparator is used as a 1-bit ADC, the output of which is sampled at the oversampling rate. The registered output forms the bitstream that will be fed to both the integrator and the digital filtering and decimation stages. A conventional output pin works as the 1-bit DAC, providing the input signal to the integrator. This approach makes possible the implementation of very

low cost A/D converters into existing FPGAs, even though such devices do not possess analog interfaces at first.

The prototype converter was designed to operate in the audio range (up to 20 kHz). The values chosen for R and C were 1k Ω and 1nF, providing a pole 3 octaves above the highest frequency in the band of interest.

The circuit operates from a 50MHz clock source, sampling the comparator output and producing the bitstream to the decimation stage at this same rate. The filter and decimation stages provide a downsampling of 1024 (OSR), presenting output samples at 48.8 kHz.

Details of the filtering and decimation stage are shown in Fig. 4. It comprises: (a) a Cascaded Integrator-Comb (CIC) filter, which reduces the input sampling rate [6]; (b) an equalizer, which compensates for the magnitude drooping introduced by the first stage and performs a low rate change, and (c) a low-pass filter, which exhibits a sharp cutoff frequency limiting the output to the band of interest.

The CIC stage receives 1-bit samples at 50MHz,




Fig. 4: Implementation of the filtering and decimation stages

and outputs 12-bit samples at 97.656 kHz. It consists of a 2-stage CIC filter with a rate change factor of 512.

The equalizer stage receives the output samples from the preceding CIC filter, and outputs 12-bit samples at 48.828 kHz. It consists of a 21-coefficient FIR filter, with its frequency response designed to compensate for the magnitude attenuation of the preceding stage. It also provides an additional decimation factor of 2.

The low-pass filter stage is designed to attenuate signals outside the band of interest, with a very sharp cutoff frequency at 20 kHz. It consists of a 63-coefficient FIR filter, and outputs 12-bit samples at 48.828 kHz (no decimation is performed in this stage).

All filtering and decimation stages were implemented in hardware using the logic resources available within the FPGA.

3. SIMULATION RESULTS

Since the on-chip comparators were not originally intended for this kind of use, a series of simulations were performed using the SPICE model of the comparator found in actual FPGAs. The model was provided by Altera, and is currently implemented in all EP1S and EP1C devices.

Simulations have been realized to evaluate the comparator's performance over the desired input voltage range (0 to 3.3V), since the LVDS standard operates typically from 1.0 to 1.4 V. It has been verified that the comparator exhibits good performance over the whole input range from 0 to 3.3V, which encouraged the physical implementation of the converter. Fig. 5 shows the results for some of these simulations. The upper plot shows functional verifications and offset measurements, while the second plot shows hysteresis measurements (<30 mV).




Fig. 5: Spice simulation results for the on-chip comparator

Another HSPICE simulation is shown in Fig. 6, this time including the register and the integrator circuit. The objective was to record the sampled input signal, and later compare it to the output of a known $\Sigma\Delta$ modulator, the model of which was available in Matlab. From the results of both simulations it was concluded that the intended modulator architecture performed as expected, which further motivated the implementation of the converter.




Fig. 6: Simulations results for the $\Sigma\Delta$ modulator

4. EXPERIMENTAL RESULTS

Having the simulation results indicated the feasibility of the architecture, the entire $\Sigma\Delta$ converter was physically implemented in an actual FPGA (Altera EP1S25 F672C6ES), requiring around 700 logic elements. A standard development board (Fig. 7) was used in the experiments, without additional shielding or noise-reducing mechanisms, so even better results would be expected in a more adequate environment.




Fig. 7: Development board used in the experiments

Also, the choice of a first-order modulator for the ADC is a major performance limiting factor; there is a heavy trade-off between performance and integration. It

was not intended, in this specific implementation, to achieve the full resolution of available off-the-shelf A/D converters, but rather demonstrate the feasibility of this novel approach.

In order to verify the functionality and performance of the implemented converter, its SNR curve has been characterized. For input signals from 100 Hz to 20 kHz, the SNR was measured as follows:

- A sinusoidal analog signal of a given frequency, with a voltage swing of 3.3V, was generated and applied to the input of the converter;
- A series of 49,152 samples from the output of the converter were recorded inside the FPGA;
- The collected data was transmitted to a PC and had its FFT computed (Fig. 8 presents the results for an input signal of 15 kHz);
- From the FFT points, the signal-to-noise relation was computed, considering as noise all frequencies but the one of the original input signal.




Fig. 8: FFT of the converted signal for a sinusoidal input of 15 kHz

Fig. 9 presents the measured SNR distribution from 100 Hz to 20 kHz. The best value was found at 15 kHz, with a SNR of 61.2 dB and an effective number of bits of 9.87.




Fig. 9: Measured SNR distribution for the implemented $\Sigma\Delta$ converter

5. CONCLUSION AND FUTURE WORK

The implementation of a $\Sigma\Delta$ A/D converter in an originally fully digital domain (FPGA) with minimal external components required (a simple RC circuit) has been demonstrated. The experimental results proved the feasibility of the proposed solution.

Further studies comprise a more complete characterization of the on-chip comparator, in order to determine its time response and offset voltage over the entire input range; the implementation of higher-order $\Sigma\Delta$ modulators, in order to pursue a higher resolution (number of effective bits), and the implementation of converters with higher oversampling rates (OSR). It is expected that A/D converters with resolution of 10-12 bits or more can be achieved with this technique.

6. REFERENCES

- [1] National Semiconductor, "LVDS Owner's Manual", 2000.
- [2] M. Rebeschini et al, "A High-Resolution CMOS Sigma-Delta A/D Converter with 320 kHz Output Rate", *Proc. ISCAS*, pp. 246-249, 1989.
- [3] R. Koch et al, "A 12-bit Sigma-Delta Analog-to-Digital Converter with a 15 MHz Clock Rate", *IEEE J. of Solid-State Circuits*, Vol. SC-21, No. 6, pp. 1003-1010, Dec. 1986.
- [4] Park, S., "Principles of Sigma-Delta Modulation for Analog-to-Digital Converters", Motorola Inc.
- [5] Galton, I., Jensen, H. T., "Oversampling Parallel Delta-Sigma Modulator A/D Conversion", *IEEE Transactions on Circuits and Systems II – Analog and Digital Signal Processing*, Vol. 43, No. 12, pp. 801-810, Dec. 1996.
- [6] Donadio, M. P., "CIC Filter Introduction", available at www.dspguru.com/info/tutor, Jul. 2000.